• Login
    View Item 
    •   DSpace Home
    • DISSERTATION
    • DEPARTMENT OF ELECTRICAL, ELECTRONICS AND COMMUNICATIONS ENGINEERING
    • M.TECH
    • View Item
    •   DSpace Home
    • DISSERTATION
    • DEPARTMENT OF ELECTRICAL, ELECTRONICS AND COMMUNICATIONS ENGINEERING
    • M.TECH
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    OPTIMIZATION OF DYNAMIC CLOCK BASED D FLIP FLOP FOR LOW POWER APPLICATION

    Thumbnail
    View/Open
    THESIS _SHRUTI.pdf (1.222Mb)
    Date
    2020
    Author
    SHRUTI SHRIVASTAVA, 1515108001
    Metadata
    Show full item record
    URI
    http://10.10.11.6/handle/1/660
    Collections
    • M.TECH [3]

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     

    Browse

    All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    LoginRegister

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV