

School of Computing Science and Engineering

Bachelor of Technology in Computer Science and Engineering Summer Term Examination – July - August 2024

Duration : 180 Minutes Max Marks: 100

Sem III - E2UC301T - Computer Organisation and Architecture

General Instructions Answer to the specific question asked Draw neat, labelled diagrams wherever necessary Approved data hand books are allowed subject to verification by the Invigilator

- 1) Explain parallel processing.
- 2) K2(4) Explain why each of the following micro operation can not be executed a single during clock pulse in the system of basic computer register connected bus. Specify to а common а sequence of micro operations that will perform the operation. (i)IR<- M[PC] (ii) AC<-AC + TR (iii) DR<-DR + AC
- 3) K2(6) the following of 4-bit Decrementer Design combinational circuit using 4-bit parallel adder.
- 4) K3(9) Outline the various magnetic parts of disk, and relate the а formulae. following term w.r.t. disk а time, seek in access time, rotational delay, transfer time.
- 5) Design a 4- bit full adder using two half adders.
- 6) A bus organized CPU based on general register organization has 16 K5(10) with 32 bits in each , an ALU, registers and a destination decoder. (i) How many multiplexers are there in the A bus, and what is the size of each multiplexer. (ii) How many selection inputs are needed for MUX A and MUX B? (iii) How many inputs and outputs are there in the decoder? (iv) How many inputs and outputs are in the ALU for data, including input and output carries? (v)Formulate a control word for the system assuming that the ALU has65 operations.
- Draw a common bus system for a digital computer system having 4 registers 7) and each registers of 4-bit. Instead of multiplexers, you have to use three K4(12) state-buffers and a decoder to design this bus.

With the help of timing diagrams and sequence of events, justifySource initiated 8) K5(15) transfer and Destination initiated using hand shaking is better than Source initiated and Destination initiated transfer using strobe control Technique.

Show the contents of registers E, A, Q and SC during the processof multiplication of two binary numbers 11111 (multiplicand) and 10101 9) K5(15) (multiplier). The signs are not included.

arithmetic Design a 4-bit circuit that perform addition, can 10) K6(18) subtraction, increment and decrement micro-operations.

K1(2)

K3(9)